19件のsustainable technology engineerのおすすめの求人

Senior Layout Design Engineer
AMETEK, Inc. —港区芝大門
- CAD
- 修士号
STAFF R&D/PRODUCT DVL ENGINEER
TE Connectivity —川崎市
- AutoCAD
- 修士号
- 大卒
R&D/PRODUCT DVL ENGINEER II
TE Connectivity —川崎市
- Microsoft PowerPoint
- 英語
- 修士号
Product - 03. Staff Software Engineer - Harness / AI Orchestration
株式会社Third Intelligence —千代田区神田小川町
- 一部在宅
- 英語
- ソフトウェア開発
- AI
- 引っ越し補助あり
- 有給休暇あり
Application Engineer
AMETEK, Inc. —港区芝大門
- Microsoft Office
- 大卒
- AI
Full Stack Technical Lead - Japan
Coca-Cola —渋谷区
- Microsoft Office
- SQL
- 大卒
SSP Care Lead
Wipro Limited —横浜市西区
- プレゼンテーションスキル
- Linux
Senior Specialist II, Field EHS
ASM —東広島市
- 二か国語
- Microsoft Office
クイック応募
TECH-ENG-32. Senior Fullstack Engineer(Mico Message)_TokyoDev
株式会社Mico —北区
- 月給 432,832円 ~ 554,913円
- DevOps経験
- データベース経験
- API
Project Manager
Canadian Solar SSES Japan K.K. —中央区京橋
クイック応募
AI Engineer
株式会社ネックサス —東京都 23区
- 英語
- 大卒
- フレックスタイム制度
クイック応募
SSP Deployment Lead
Wipro Limited —横浜市西区
- プレゼンテーションスキル
- Linux
PACO IPTEL Project Technical Lead
Wipro Limited —横浜市西区
- 二か国語
SSP Project Tech Lead
Wipro Limited —横浜市西区
- 二か国語
- プレゼンテーションスキル
- Linux
Cloud Infra Project Technical Lead
Wipro Limited —横浜市西区
- 二か国語
- プレゼンテーションスキル
- Linux
Service Еngineer
MacGregor Japan Ltd. —神戸市
- 年収 4,788,973円 ~ 8,893,807円
クイック応募
10日前
【アメリカ外資系】アプリケーションエンジニア計測機器のグローバルメーカー
アメテック株式会社 —港区
- 年収 700万円 ~ 1,000万円
- 英語
- Microsoft Office
- 大卒
- 有給休暇あり
- 在宅OK
クイック応募
Data Engineering Manager
ハイテックジャパン株式会社 —東京都 23区
- 年収 1,000万円 ~ 1,500万円
- 英語
- 大卒
- 人事
- フレックスタイム制度
- 在宅OK
クイック応募
【アメリカ外資系】 Senior Layout Design Engineer　※イメージセンサーの基盤をデザイン
アメテック株式会社 —港区
- 年収 900万円 ~ 1,000万円
- CAD
- 英語
- 大卒
- 有給休暇あり
- 在宅OK
クイック応募

More jobs to discover

Find similar jobs that you might be interested in.

STAFF R&D/PRODUCT DVL ENGINEER
TE Connectivity —川崎市
Work with product managers design-in new business. Manage technical elements in signal integrity design, simulation and validation activities through product…
R&D/PRODUCT DVL ENGINEER
TE Connectivity —川崎市
R&D製品開発エンジニア/STAFF R&D PRODUCT DVL ENGINEER（/産業機器業界）※川崎本社【事業部の紹介】 Industrial事業部 (産業機器業界) ファクトリーオートメーション化と共に発展を続けるIIoT(Industrial IoT)…

sustainable technology engineerの新着求人をメールで受け取る

アカウントにログインすることにより、SimplyHired本サイトの利用規約、Cookieポリシーおよびプライバシー規約に同意します。

その他の勤務地の求人

sustainable technology engineer jobs near

東京都港区でのアプリケーションエンジニアの求人

東京都 23区でのAiエンジニアの求人

愛知県名古屋市でのProject Managerの求人

東京都でのProject Managerの求人

東京都でのProcurement Managerの求人

山形県東根市でのProject Managerの求人

東京都でのVisual Merchandising Managerの求人

東京都新宿区でのSoftware Engineer ソフトウェアエンジニアの求人

東京都でのInterior Designの求人

東京都八王子市での株式会社liv Designの求人

東京都でのComputer Vision Engineerの求人

福岡県福岡市での全国フルリモートデータ入力の求人

愛知県日進市での在宅データ入力の求人

奈良県奈良市学園前駅での副業データ入力在宅の求人

宮城県仙台市での在宅時間自由データ入力の求人

東京都でのField Application Scientistの求人

東京都中央区日本橋茅場町でのApplication Developerの求人

神奈川県横浜市港北区新横浜でのSenior Application Engineerの求人

東京都 23区でのProduct Design Leadの求人

東京都でのTechnical Support Engineer 800万円の求人

Senior Layout Design Engineer

AMETEK, Inc. -
港区芝大門

今すぐ応募する

求人の詳細

資格とスキル

CAD
修士号

仕事内容の詳細

Location:

Tokyo, JP, 105-0012

Business Unit: Vision Research

Posting Date: Aug 31, 2026

Job Description:

Position Summary:

We are seeking a highly skilled Senior Analog Layout Engineer to lead the physical layout of complex analog, mixed‑signal, and high‑performance IC designs. This role requires deep expertise in custom layout techniques, advanced process nodes, physical verification, and close collaboration with circuit designers to deliver silicon‑proven designs that meet stringent performance, reliability, and manufacturing requirements.

Primary Responsibilities:

Own and execute the full layout lifecycle for analog and mixed‑signal IP blocks such as ADCs, DACs, PLLs, LDOs, bandgaps, amplifiers, and pixels.
Collaborate closely with circuit design engineers to understand specifications, constraints, and performance trade-offs.
Develop floorplans, layout strategies, and routing plans that optimize matching, noise performance, EM/IR robustness
Perform custom layout of critical analog circuits using industry‑standard EDA tools (e.g., Cadence Virtuoso).
Ensure compliance with design rules (DRC), electrical rules (ERC), layout-vs-schematic checks (LVS), and parasitic extraction (PEX).
Drive layout quality through guard‑ringing, shielding, isolation techniques, symmetry enforcement, and dummy placements.
Work with foundry PDKs to interpret process rules, device models, and reliability requirements (ESD, EM, latch‑up).
Generate and maintain layout documentation, checklists, and layout guidelines for internal use.
Prepare designs for tapeout, including final checks, documentation, and coordination with the fabrication team.
Develop and maintain scripts to automate repetitive tasks, improving efficiency and consistency in the design process.
Participate in technical reviews with design team and customer.
Able to work independently and collaborate with local technical lead.

Position Requirements:

Bachelor’s or Master’s degree in Electrical Engineering, Electronics Engineering, or related field.
4-7+ years of experience in analog or mixed‑signal IC layout.
Expert proficiency with Cadence Virtuoso or equivalent layout platforms.

Deep understanding of:

Analog layout matching and common centroid techniques
Low‑noise, low‑offset layout methodologies
Parasitic‑aware design and optimization
Strong understanding of DRC, LVS, PEX flows and physical verification tools (Calibre, Assura, PVS).
Ability to work in a fast‑paced, collaborative environment with designers, CAD engineers, and verification teams.
Excellent communication and documentation skills.

About Us: Forza Silicon is a Business Unit in the Materials Analysis Division of AMETEK, Inc. Founded in 2001, Forza Silicon has established itself as an innovator and industry leader in the field of mixed-signal IC and CMOS imaging designs that have set the standard of the possible. Primarily through long standing customer relationships and partner referrals, Forza has grown to where today the company employs one of the industry’s largest and most experienced independent CMOS imaging engineering teams. To learn more about Forza Silicon, please go to www.forzasilicon.com

Compensation

Currency: JPY

Salary Minimum: Market

Salary Maximum: Market

Incentive: Market

Disclaimer: Where a specific pay range is noted, it is a good faith estimate at the time of this posting. The actual salary offered will be based on experience, skills, qualifications, market / business considerations, and geographic location.

AMETEK, Inc. is a leading global provider of industrial technology solutions serving a diverse set of attractive niche markets with annual sales over $7.5 billion.

AMETEK is committed to making a safer, sustainable, and more productive world a reality. We use differentiated technology solutions to solve our customers’ most complex challenges. We employ 22,000 colleagues, in 35 countries, that are grounded by our core values: Ethics and Integrity, Respect for the Individual, Inclusion, Teamwork, and Social Responsibility. AMETEK is a component of the S&P 500. Visit https://www.ametek.com/careers for more information.

今すぐ応募する

検索を絞り込む

sustainable technology engineer 件

Senior Layout Design Engineer

STAFF R&D/PRODUCT DVL ENGINEER

R&D/PRODUCT DVL ENGINEER II

Product - 03. Staff Software Engineer - Harness / AI Orchestration

Application Engineer

Full Stack Technical Lead - Japan

SSP Care Lead

Senior Specialist II, Field EHS

TECH-ENG-32. Senior Fullstack Engineer(Mico Message)_TokyoDev

Project Manager

AI Engineer

SSP Deployment Lead

PACO IPTEL Project Technical Lead

SSP Project Tech Lead

Cloud Infra Project Technical Lead

Service Еngineer

【アメリカ外資系】アプリケーションエンジニア計測機器のグローバルメーカー

Data Engineering Manager

【アメリカ外資系】 Senior Layout Design Engineer　※イメージセンサーの基盤をデザイン

More jobs to discover

sustainable technology engineerの新着求人をメールで受け取る

その他の勤務地の求人

Compensation

求職者向けツール

採用企業向けツール

求人を探す

Indeed とつながる