13件のit process expertのおすすめの求人

Senior Layout Design Engineer
AMETEK, Inc. —港区芝大門
- CAD
- 修士号
Technical Engagement Manager
KLA —横浜市
- 営業経験
- 大卒
Container Fleet Maintenance and Repair Senior Specialist Japan
CMA CGM —横浜市
- Microsoft Excel
- IT経験
Technical Consultant - ITOM
ServiceNow —港区
- 一部在宅
クイック応募
OCD Application Engineer for Micron F15
KLA —横浜市
- 修士号
- 大卒
Technical Consultant - Core Business Workflow
ServiceNow —千代田区有楽町
- 一部在宅
クイック応募
Corporate Control Manager Japan
Magna —横浜市
- ERPシステム
- 大卒
- 経理・会計
Sales Account Manager
KLA —横浜市
- 営業経験
- 修士号
- 大卒
Regional Install Engineer (FaST)
KLA —横浜市
Regional Install Engineer (SWIFT)
KLA —横浜市
- 大卒
MACH Application Development Engineer
KLA —横浜市
- 修士号
- 大卒
- スクリプト
Compliance Senior Manager - Japan
Wise —中央区
- 年俸 1,980万円 ~ 2,250万円
- 二か国語
クイック応募
Operator, API Manufacturing, Hikari Site/ 光工場製薬部原薬製造担当者 (オペレーター)
Takeda Pharmaceutical —光市
- 在宅OK
- 育休あり
10時間前

More jobs to discover

Find similar jobs that you might be interested in.

Technical Engagement Manager
KLA —横浜市
Good business acumen with understanding of customer technical issue with customer-focus. Develops relationships with key customer technical buying influences…
[F&B] IL RISTORANTE - NIKO ROMITO - Restaurant Manager
Marriott International, Inc —中央区
Global Mindset - Supports employees and business partners with diverse styles, abilities, motivations, and/or cultural perspectives; utilizes differences to…

Show more similar jobs

it process expertの新着求人をメールで受け取る

アカウントにログインすることにより、SimplyHired本サイトの利用規約、Cookieポリシーおよびプライバシー規約に同意します。

Senior Layout Design Engineer

AMETEK, Inc. -
港区芝大門

今すぐ応募する

求人の詳細

資格とスキル

CAD
修士号

仕事内容の詳細

Location: Tokyo, JP, 105-0012

Business Unit: Vision Research

Posting Date: Jun 5, 2026

Job Description:

Position Summary:

We are seeking a highly skilled Senior Analog Layout Engineer to lead the physical layout of complex analog, mixed‑signal, and high‑performance IC designs. This role requires deep expertise in custom layout techniques, advanced process nodes, physical verification, and close collaboration with circuit designers to deliver silicon‑proven designs that meet stringent performance, reliability, and manufacturing requirements.

Primary Responsibilities:

Own and execute the full layout lifecycle for analog and mixed‑signal IP blocks such as ADCs, DACs, PLLs, LDOs, bandgaps, amplifiers, and pixels.
Collaborate closely with circuit design engineers to understand specifications, constraints, and performance trade-offs.
Develop floorplans, layout strategies, and routing plans that optimize matching, noise performance, EM/IR robustness
Perform custom layout of critical analog circuits using industry‑standard EDA tools (e.g., Cadence Virtuoso).
Ensure compliance with design rules (DRC), electrical rules (ERC), layout-vs-schematic checks (LVS), and parasitic extraction (PEX).
Drive layout quality through guard‑ringing, shielding, isolation techniques, symmetry enforcement, and dummy placements.
Work with foundry PDKs to interpret process rules, device models, and reliability requirements (ESD, EM, latch‑up).
Generate and maintain layout documentation, checklists, and layout guidelines for internal use.
Prepare designs for tapeout, including final checks, documentation, and coordination with the fabrication team.
Develop and maintain scripts to automate repetitive tasks, improving efficiency and consistency in the design process.
Participate in technical reviews with design team and customer.
Able to work independently and collaborate with local technical lead.

Position Requirements:

Bachelor’s or Master’s degree in Electrical Engineering, Electronics Engineering, or related field.
4-7+ years of experience in analog or mixed‑signal IC layout.
Expert proficiency with Cadence Virtuoso or equivalent layout platforms.

Deep understanding of:

Analog layout matching and common centroid techniques
Low‑noise, low‑offset layout methodologies
Parasitic‑aware design and optimization
Strong understanding of DRC, LVS, PEX flows and physical verification tools (Calibre, Assura, PVS).
Ability to work in a fast‑paced, collaborative environment with designers, CAD engineers, and verification teams.
Excellent communication and documentation skills.

About Us: Forza Silicon is a Business Unit in the Materials Analysis Division of AMETEK, Inc. Founded in 2001, Forza Silicon has established itself as an innovator and industry leader in the field of mixed-signal IC and CMOS imaging designs that have set the standard of the possible. Primarily through long standing customer relationships and partner referrals, Forza has grown to where today the company employs one of the industry’s largest and most experienced independent CMOS imaging engineering teams. To learn more about Forza Silicon, please go to www.forzasilicon.com

Compensation

Currency: JPY

Salary Minimum: Market

Salary Maximum: Market

Incentive: Market

Disclaimer: Where a specific pay range is noted, it is a good faith estimate at the time of this posting. The actual salary offered will be based on experience, skills, qualifications, market / business considerations, and geographic location.

AMETEK, Inc. is a leading global provider of industrial technology solutions serving a diverse set of attractive niche markets with annual sales over $7.5 billion.

AMETEK is committed to making a safer, sustainable, and more productive world a reality. We use differentiated technology solutions to solve our customers’ most complex challenges. We employ 22,000 colleagues, in 35 countries, that are grounded by our core values: Ethics and Integrity, Respect for the Individual, Inclusion, Teamwork, and Social Responsibility. AMETEK is a component of the S&P 500. Visit https://www.ametek.com/careers for more information.

今すぐ応募する

検索を絞り込む

it process expert 件

Senior Layout Design Engineer

Technical Engagement Manager

Container Fleet Maintenance and Repair Senior Specialist Japan

Technical Consultant - ITOM

OCD Application Engineer for Micron F15

Technical Consultant - Core Business Workflow

Corporate Control Manager Japan

Sales Account Manager

Regional Install Engineer (FaST)

Regional Install Engineer (SWIFT)

MACH Application Development Engineer

Compliance Senior Manager - Japan

Operator, API Manufacturing, Hikari Site/ 光工場製薬部原薬製造担当者 (オペレーター)

More jobs to discover

it process expertの新着求人をメールで受け取る

求職者向けツール

採用企業向けツール

求人を探す

Indeed とつながる