3件の玉川, jpcでのdevelopment / ip developmentのおすすめの求人

(Sr. Engineer / Engineer) HSIF Analog Engineer
OMNIVISION —横浜市
- 大卒
- Linux
SRE / Infrastructure Engineer (Multi-Product AI Platform)
ネクスト・ムーブ　株式会社 —東京都 23区
- 年収 700万円 ~ 1,300万円
- Azure
- 英語
- AWS
- フレックスタイム制度
クイック応募
アカウントマネージャー (Account Manager)
Clarivate —港区
- 一部在宅
- 管理職・マネジメント経験
- 英語
- 大卒

Related jobs to explore

Based on your search for development / ip development

(Sr. Engineer / Engineer) HSIF Analog Engineer
OMNIVISION —横浜市
This requisition is for an entry-level High-Speed Interface (SerDes) Engineer to strengthen our in-house capability for high-speed PHY/IP development.
SRE / Infrastructure Engineer (Multi-Product AI Platform)
ネクスト・ムーブ　株式会社 —東京都 23区
3+ years of experience in web application development or infrastructure/network operations. Their ecosystem of services focuses on digitizing essential business…
年収 700万円 ~ 1,300万円
クイック応募

Show more related jobs

玉川, jpcでのdevelopment / ip developmentの新着求人をメールで受け取る

アカウントにログインすることにより、SimplyHired本サイトの利用規約、Cookieポリシーおよびプライバシー規約に同意します。

(Sr. Engineer / Engineer) HSIF Analog Engineer

OMNIVISION -
横浜市

今すぐ応募する

求人の詳細

資格とスキル

SPICE
UNIX
日本語
大卒
Linux

仕事内容の詳細

Responsibilities:

This requisition is for an entry-level High-Speed Interface (SerDes) Engineer to strengthen our in-house capability for high-speed PHY/IP development. The candidate will contribute to ongoing product programs and next-generation feasibility studies by executing simulation, verification, and lab characterization tasks under guidance of senior engineers. The role provides a structured growth path toward owning design blocks and driving technical decisions in future tape-outs.

Execute circuit/system simulations and basic analyses for assigned SerDes related blocks; summarize results and next actions.
Support block integration and verification activities (interfaces, regressions, corner coverage) in collaboration with analog/digital/layout teams.
Assist with silicon bring-up and lab characterization by preparing setups, collecting data, and supporting debug and simulation-to-measurement correlation.
Maintain clear documentation (assumptions, checklists, reports) and contribute to technical reviews with concise updates.

Requirements:

Experience: 5 year analog design engineer
Education: B.S. or M.S. in Electrical Engineering, Computer Engineering, or related field (or equivalent practical experience).
Fundamental knowledge: Solid understanding of circuits and/or digital design fundamentals (devices, amplifiers, feedback, sampling, timing, basic signal integrity concepts).
Analytical skills: Ability to interpret simulation/measurement results, identify discrepancies, and communicate observations clearly.
Tools & workflow: Comfortable working in a Linux/UNIX environment; ability to manage simulations, data, and documentation in a structured way.
Communication & teamwork: Ability to collaborate with cross-functional teams and to document work (reports, slides, checklists) with attention to detail.
Ownership mindset: Willingness to take on defined tasks, drive them to closure, and ask for help early when blocked.
Language skills: Business level Japanese and English communication skill
Mixed-signal simulation: Exposure to SPICE-based simulation (e.g., Spectre/HSPICE) and/or mixed-signal environments (Verilog-AMS/Verilog-A) * Preferred

今すぐ応募する

検索を絞り込む

玉川, jpc の求人 development / ip development 件

(Sr. Engineer / Engineer) HSIF Analog Engineer

SRE / Infrastructure Engineer (Multi-Product AI Platform)

アカウントマネージャー (Account Manager)

Related jobs to explore

玉川, jpcでのdevelopment / ip developmentの新着求人をメールで受け取る

Related Searches

求職者向けツール

採用企業向けツール

求人を探す

Indeed とつながる